





Resource Management for Mixed-Criticality Systems on Multi-Core Platforms with Focus on Communication Embedded Tutorial

Robin Arbaud, Dávid Juhász, Axel Jantsch

DSD 2018, Prague, Czech Republic

August 31, 2018

Outline

1 Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- **4** Mixed Criticality NoCs
- 5 Mixed Criticality Architectures
- 6 Conclusions



1 Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions



Types of tasks:


Best Effort May take as long as needed;

Soft Real-Time Have deadlines, but may miss some deadlines;

Hard Real-time No deadline must be missed, ever.




Average Case and Worst Case



Execution time



Average Case and Worst Case



- Full Isolation to accommodate the worst case:
 - Dedicated resources for a given task;
 - Addresses real-time and safety requirements;
 - Costly due to over-provisioning;
 - Complete isolation = no interference.



- Full Isolation to accommodate the worst case:
 - Dedicated resources for a given task;
 - Addresses real-time and safety requirements;
 - Costly due to over-provisioning;
 - Complete isolation = no interference.
- Full sharing to accommodate the average case:
 - Best average performance for given cost;
 - Lowest cost for target average performance;
 - Highest efficiency;
 - Unbounded worst case performance.


- Full Isolation to accommodate the worst case:
 - Dedicated resources for a given task;
 - Addresses real-time and safety requirements;
 - Costly due to over-provisioning;
 - Complete isolation = no interference.
- Full sharing to accommodate the average case:
 - Best average performance for given cost;
 - Lowest cost for target average performance;
 - Highest efficiency;
 - Unbounded worst case performance.
- Sharing with **bounded interference**:
 - Allowing and controlling interference can provide real-time and safety requirement;
 - Reduced costs;
 - Applicable for mix of critical and best effort tasks.




Interference Effects

- Direct interference and competition for the same resource;
- Indirect interference through shared resources:
 - Performance inversion,
 - Over-synchronization.











- PE1 communicates with M1 and PE2 communicates with M2;
- All tasks meet deadlines;






• Replacing PE1 with a faster PE;







- Replacing PE1 with a faster PE;
- May increase execution time of PE2 tasks.




- Assumption: Bounded buffers between tasks;
- No control or data dependency between C and D branches;



- Assumption: Bounded buffers between tasks;
- No control or data dependency between C and D branches;



- Assumption: Bounded buffers between tasks;
- No control or data dependency between C and D branches;




Waiting for Data

- Assumption: Bounded buffers between tasks; •
- No control or data dependency between C and D branches; •
- If C is delayed or stuck, D suffers.




- Spatial isolation: No sharing at any time;
- Temporal isolation: Sharing at pre-defined time periods.


Spatial Isolation




Spatial Isolation




Spatial Isolation




Temporal Isolation



Temporal Isolation



Temporal Isolation





• Many resources lead to a huge design space;




- Many resources lead to a huge design space;
- Types of Resources:




- Many resources lead to a huge design space;
- Types of Resources:
 - Computation: Processing elements,


- Many resources lead to a huge design space;
- Types of Resources:
 - Computation: Processing elements,
 - Storage: Buffers, caches, off-chip memory,

- Many resources lead to a huge design space;
- Types of Resources:
 - Computation: Processing elements,
 - Storage: Buffers, caches, off-chip memory,
 - Communication: Buses, links, NoCs.





















Overview





Overview





1 Introduction

- 2 Temporal Partitioning Full-Scale Mode Switches Memory Access Budgeting Execution Time Monitoring Workload Arrival Monitoring
- 3 Mixed Criticality Bus Arbiters
- 4 Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions



Real-Time Systems





• Deadlines based on real-time requirements



- Deadlines based on real-time requirements
- No deadline misses allowed ever



- Deadlines based on real-time requirements
- No deadline misses allowed ever
- Prepare for the worst-case



Task Se	et			
Task	Period	Deadline	WCET	
<i>T</i> 1	10	5	4	
Т2	10	10	6	

Task Se	Task Set				
Task	Period	Deadline	WCET		
<i>T</i> 1	10	5	4		
Т2	10	10	6		



Task Set						
Task	Period	Deadline	WCET	ACET		
<i>T</i> 1	10	5	4	2		
Т2	10	10	6	4		



Task Set						
Task	Period	Deadline	WCET	ACET		
<i>T</i> 1	10	5	4	2		
Т2	10	10	6	4		



Real-Time Systems – Pros and Cons







- Static guarantees even for the worst-case
- Overprovisioning for the average-case



- Static guarantees even for the worst-case
- Overprovisioning for the average-case



Economic need for trading off guarantees for utilization



1 Introduction

2 Temporal Partitioning Full-Scale Mode Switches

Memory Access Budgeting Execution Time Monitoring Workload Arrival Monitoring

- 3 Mixed Criticality Bus Arbiters
- 4 Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions





Worst-Case Execution Time Estimates

Worst-Case Execution Time Estimates

• Various components are validated against various assumptions



Worst-Case Execution Time Estimates

- Various components are validated against various assumptions
- The stricter assumptions, the longer estimated WCET



Worst-Case Execution Time Estimates

- Various components are validated against various assumptions
- The stricter assumptions, the longer estimated WCET

Criticality Levels of Tasks



Worst-Case Execution Time Estimates

- Various components are validated against various assumptions
- The stricter assumptions, the longer estimated WCET

Criticality Levels of Tasks

• Strictness of assumptions


Worst-Case Execution Time Estimates


- Various components are validated against various assumptions
- The stricter assumptions, the longer estimated WCET

Criticality Levels of Tasks

- Strictness of assumptions
- Ordered set of levels









• Start system in the lowest criticality mode






- Start system in the lowest criticality mode
- Schedule tasks with criticality not below the current criticality mode





- Start system in the lowest criticality mode
- Schedule tasks with criticality not below the current criticality mode
- Monitor whether execution violates current assumptions



- Start system in the lowest criticality mode
- Schedule tasks with criticality not below the current criticality mode
- Monitor whether execution violates current assumptions
- Switch to higher criticality mode for stricter assumptions



Mixed-Criticality Scheduling with Mode Switches

Task Set <i>HI</i>						
Task	Period	Deadline	WCET			
<i>T</i> 1	10	5	4			
Т2	10	10	6			



Mixed-Criticality Scheduling with Mode Switches

Task Set *HI*

Task	Period	Deadline	WCET
<i>T</i> 1	10	5	4
Т2	10	10	6

Task Set LO

Task	Period	Deadline	WCET
<i>T</i> 1	10	5	2
Т2	10	10	4
Т3	10	9	3



Mixed-Criticality Scheduling with Mode Switches


Mixed-Criticality Task Set

Task	CL	Period	Deadline	WCET
T1	HI	10	5	[2, 4]
Τ2	HI	10	10	[4,6]
Т3	LO	10	9	[3]





Mixed-Criticality Task Set

Task	CL	Period	Deadline	WCET
<i>T</i> 1	HI	10	5	[2, 4]
Τ2	HI	10	10	[4,6]
Т3	LO	10	9	[3]




www.ict.tuwien.ac.at





Ignoring LO criticality tasks in HI mode





Ignoring LO criticality tasks in HI mode





Static Verification



Static Verification

• Timing guarantees for each mode



Static Verification

- Timing guarantees for each mode
- No link to requirements of safety standards



Static Verification

- Timing guarantees for each mode
- No link to requirements of safety standards

Runtime Robustness

Switching mode to restrict assumptions as necessary

Static Verification

- Timing guarantees for each mode
- No link to requirements of safety standards

- Switching mode to restrict assumptions as necessary
- Ignoring low-criticality tasks

Static Verification

- Timing guarantees for each mode
- No link to requirements of safety standards

- Switching mode to restrict assumptions as necessary
- Ignoring low-criticality tasks
- Returning to low-criticality mode

1 Introduction

- 2 Temporal Partitioning Full-Scale Mode Switches Memory Access Budgeting Execution Time Monitoring Workload Arrival Monitoring
- 3 Mixed Criticality Bus Arbiters
- Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions



Cache Misses



Cache Misses

• Memory needs to be accessed



Cache Misses

- Memory needs to be accessed
- Critical tasks may be penalized by interference



Cache Misses

- Memory needs to be accessed
- Critical tasks may be penalized by interference

Limited Interference for Critical Tasks

- Memory needs to be accessed
- Critical tasks may be penalized by interference

Limited Interference for Critical Tasks

• Reduce WCET of critical tasks by limiting interference

- Memory needs to be accessed
- Critical tasks may be penalized by interference

Limited Interference for Critical Tasks

- Reduce WCET of critical tasks by limiting interference
- Budget of cache misses for non-critical tasks (cores)

- Memory needs to be accessed
- Critical tasks may be penalized by interference

Limited Interference for Critical Tasks

- Reduce WCET of critical tasks by limiting interference
- Budget of cache misses for non-critical tasks (cores)
- Suspend execution of tasks with depleted budget


- Memory needs to be accessed
- Critical tasks may be penalized by interference

Limited Interference for Critical Tasks

- Reduce WCET of critical tasks by limiting interference
- Budget of cache misses for non-critical tasks (cores)
- Suspend execution of tasks with depleted budget

Can be generalized to any shared resource









Pros

• Low overhead on COTS

Cons



Pros

- Low overhead on COTS
 - Performance counters
 - Interprocessor interrupts

Cons



Pros

- Low overhead on COTS
 - Performance counters
 - Interprocessor interrupts

Cons

• Limited to 2 levels, critical and non-critical



Pros

- Low overhead on COTS
 - Performance counters
 - Interprocessor interrupts

Cons

- Limited to 2 levels, critical and non-critical
- No general algorithm for deriving budgets

Pros

- Low overhead on COTS
 - Performance counters
 - Interprocessor interrupts

Cons

- Limited to 2 levels, critical and non-critical
- No general algorithm for deriving budgets
- Not scaling with the number of non-critical cores

Introduction

- 2 Temporal Partitioning Full-Scale Mode Switches Memory Access Budgeting Execution Time Monitoring Workload Arrival Monitoring
- 3 Mixed Criticality Bus Arbiters
- Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions



Monitoring Execution Time and Remaining WCET



Monitoring Execution Time and Remaining WCET

WCET and Observation Points for Critical Tasks



WCET and Observation Points for Critical Tasks

• Remaining WCET for each observation point



Monitoring Execution Time and Remaining WCET

WCET and Observation Points for Critical Tasks

- Remaining WCET for each observation point
- Worst-case interference between observation points

Monitoring Execution Time and Remaining WCET

WCET and Observation Points for Critical Tasks

- Remaining WCET for each observation point
- Worst-case interference between observation points

Safety Condition at each Observation Point

The critical task will not miss its deadline even if worst-case happens until the next observation point



Execution Time Monitoring

Evaluate safety condition at each observation point:



Evaluate safety condition at each observation point:

- code segment k-
- code segment k
- code segment k+



Evaluate safety condition at each observation point:

code segment kobservation point kcode segment kobservation point k+1code segment k+



Execution Time Monitoring

Evaluate safety condition at each observation point:

code segment kobservation point kcode segment kobservation point k+1code segment k+ execution time

- + $WCET_{interference}(k, k+1)$
- + $WCET_{isolation}(k+1, end)$
- + observation overhead
- < deadline

Execution Time Monitoring

Evaluate safety condition at each observation point:

code segment kobservation point kcode segment kobservation point k + 1code segment k+ execution time

- + $WCET_{interference}(k, k+1)$
- + $WCET_{isolation}(k+1, end)$
- + observation overhead
- < deadline

Suspend non-critical tasks if safety condition does not hold.





Pros

• Code instrumentation is easy to implement on COTS



Pros

- Code instrumentation is easy to implement on COTS
- Monitoring execution time limits pessimism

Pros

- Code instrumentation is easy to implement on COTS
- Monitoring execution time limits pessimism
- Evaluating condition at observation points limits pessimism

Pros

- Code instrumentation is easy to implement on COTS
- Monitoring execution time limits pessimism
- Evaluating condition at observation points limits pessimism

Cons

• Limited to 2 levels, critical and non-critical

Pros

- Code instrumentation is easy to implement on COTS
- Monitoring execution time limits pessimism
- Evaluating condition at observation points limits pessimism

- Limited to 2 levels, critical and non-critical
- Large execution time overhead of monitoring

Introduction

2 Temporal Partitioning

Full-Scale Mode Switches Memory Access Budgeting Execution Time Monitoring Workload Arrival Monitoring

- 3 Mixed Criticality Bus Arbiters
- **4** Mixed Criticality NoCs
- **5** Mixed Criticality Architectures
- 6 Conclusions



Workload Arrival Monitoring



Workload Arrival Monitoring

Workload Arrival Function (WAF) for each Task



• Task is activated by events

- Task is activated by events
- The events are mapped to WCET values



- Task is activated by events
- The events are mapped to WCET values
- WAF accumulates required execution time

- Task is activated by events
- The events are mapped to WCET values
- WAF accumulates required execution time

Arrival Monitoring and Admission

- Task is activated by events
- The events are mapped to WCET values
- WAF accumulates required execution time

Arrival Monitoring and Admission

Actual workload is calculated based on WAFs

- Task is activated by events
- The events are mapped to WCET values
- WAF accumulates required execution time

Arrival Monitoring and Admission

- Actual workload is calculated based on WAFs
- Check whether workload would exceed serviceable level

- Task is activated by events
- The events are mapped to WCET values
- WAF accumulates required execution time

Arrival Monitoring and Admission

- Actual workload is calculated based on WAFs
- Check whether workload would exceed serviceable level

Individual WAFs enforce interference bounds between real-time tasks



Group Monitoring Scheme



Group Monitoring Scheme

Criticality Groups



Group Monitoring Scheme

Criticality Groups

• Tasks of one criticality level are grouped together



- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival



- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization

- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization



- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization

Combining Monitors

• Monitors for groups separately



- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization

- Monitors for groups separately
- Each monitor respects WAF upper bounds



- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization

- Monitors for groups separately
- Each monitor respects WAF upper bounds
- Monitors are synchronized by guarantee interface tuples

- Tasks of one criticality level are grouped together
- A group of tasks is one virtual task for workload arrival
- Correlation of task activations improves utilization

- Monitors for groups separately
- Each monitor respects WAF upper bounds
- Monitors are synchronized by guarantee interface tuples
- Pareto interface tuples with maximized individual WAFs



Properties



Properties

• Event-triggered



Properties

- Event-triggered
- Considering worst-case is highly pessimistic

Properties

- Event-triggered
- Considering worst-case is highly pessimistic
- Group monitoring provides more accurate assumptions

1 Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- 4 Mixed Criticality NoCs
- 5 Mixed Criticality Architectures
- 6 Conclusions



Goals of Mixed-Criticality Communication Protocols

Resource Utilization

- Enable the derivation of tight latency bounds for guaranteed latency traffic
- Analyzable in terms of schedulability

Goals of Mixed-Criticality Communication Protocols

Resource Utilization

- Enable the derivation of tight latency bounds for guaranteed latency traffic
- Analyzable in terms of schedulability

Quality of Service

- Reduce the average latency of best-effort traffic
- Not applicable to guaranteed latency traffic

Goals of Mixed-Criticality Communication Protocols

Resource Utilization

- Enable the derivation of tight latency bounds for guaranteed latency traffic
- Analyzable in terms of schedulability


Quality of Service

- Reduce the average latency of best-effort traffic
- Not applicable to guaranteed latency traffic

Scalability


• Scale well with the number of bus masters or NoC nodes

- First layer : TDMA for critical bus masters
- Second layer : RR for non-critical bus masters





- First layer : TDMA for critical bus masters
- Second layer : RR for non-critical bus masters





Criticality- and Requirement-Aware Bus Arbiter

- First layer : arbitration between criticality classes
- Second layer : arbitration between tasks of the elected criticality class


Criticality- and Requirement-Aware Bus Arbiter

- First layer : arbitration between criticality classes
- Second layer : arbitration between tasks of the elected criticality class
- Both layers are Weighted Harmonic RR

Weighted Harmonic Round Robin

- Bus control granted for 1 request only
- Each master can get several slots per period
- Slots are evenly distributed

CArb - Example



CArb - Arbiter-level Mode Switch

WCET_{total}(T_{13}) < exec_time(T_{13}) \rightarrow Drop low-critical tasks, system-wide mode switch



WCET_{total}(T₁₃) < $exec_time(T_{13})$ \rightarrow Drop low-critical tasks, system-wide mode switch

$$\begin{split} \mathsf{WCET}_{\mathit{iso}}(\mathsf{T}_{\mathit{13}}) &< \mathsf{exec_time}(\mathsf{T}_{\mathit{13}}) < \mathsf{WCET}_{\mathit{total}}(\mathsf{T}_{\mathit{13}}) \\ &\rightarrow \mathsf{Cut} \text{ interference, arbiter-level mode switch} \end{split}$$

T ₁₁	T ₁₂	T ₁₁	T ₁₃
-----------------	-----------------	-----------------	-----------------




WCET_{total}(T₁₃) < exec_time(T₁₃) \rightarrow Drop low-critical tasks, system-wide mode switch

 $WCET_{iso}(T_{13}) < exec_time(T_{13}) < WCET_{total}(T_{13})$ \rightarrow Cut interference, arbiter-level mode switch

$T_{11} T_{12} T_{11} T_{13}$

If $exec_time(T_{13}) - WCET_{iso}(T_{13}) < threshold$ \rightarrow Cut only part of the interference






Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- **4** Mixed Criticality NoCs
- 5 Mixed Criticality Architectures
- 6 Conclusions




Wormhole Protocol for Mixed-Criticality






Wormhole Protocol for Mixed-Criticality





WPMC-Flood





The header flit of critical messages contains a *Blocking Counter* field.

Network Interface


initialize BC value

(with maximum number of times the message can be delayed)

Router

if message is stalled decrement BC if BC = 0 prioritize message end if end if


Adaptive Routing



Message BE1
 Path list : {(1,2), (2,2)}, {(1,2), (1,1), (2,1), (2,2)}




Adaptive Routing



- Message BE1
 Path list : {(1,2), (2,2)}, {(1,2), (1,1), (2,1), (2,2)}
- Message C1 Path list: {(1,2), (2,2)}








Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- Mixed Criticality NoCs
- 5 Mixed Criticality Architectures
- 6 Conclusions



Integrated Dependable Architecture for Many-Cores



Hardware model:

• 16 Clusters



Hardware model:

- 16 Clusters
- Each containing 16 cores, 3 NoC interfaces, and 16 SRAM banks



Integrating Scheduling and Data mapping

Hardware model:

- 16 Clusters
- Each containing 16 cores, 3 NoC interfaces, and 16 SRAM banks
- Each SRAM bank has its own dedicated controller, which arbitrates between all cores and interfaces

Hardware model:

- 16 Clusters
- Each containing 16 cores, 3 NoC interfaces, and 16 SRAM banks
- Each SRAM bank has its own dedicated controller, which arbitrates between all cores and interfaces
 - NoC receiver interface always has priority
 - RR arbitration is performed between other components

Software model:

• Independent task set and scheduler for each cluster



- Independent task set and scheduler for each cluster
- Criticality mode switch



Integrate Scheduling and Data mapping

- Independent task set and scheduler for each cluster
- Criticality mode switch
- Scheduling data:
 - Execution times without memory accesses
 - Number of memory accesses
 - Dependency graph

Integrate Scheduling and Data mapping

- Independent task set and scheduler for each cluster
- Criticality mode switch
- Scheduling data:
 - Execution times without memory accesses
 - Number of memory accesses
 - Dependency graph
- Tasks of different criticality cannot be scheduled on the same time frame

Integrate Scheduling and Data mapping

- Independent task set and scheduler for each cluster
- Criticality mode switch
- Scheduling data:
 - Execution times without memory accesses
 - Number of memory accesses
 - Dependency graph
- Tasks of different criticality cannot be scheduled on the same time frame
- Joint computation of task schedule and data mapping to SRAM banks

Controlling interference from other tiles

When a task requires data to be fetched through the NoC

Task A \rightarrow send request for data dependency constraint: delay t Task B \rightarrow use data

t = 2 * NoC worst-case latency + resource worst-case response time


• A resource server "encapsulates" the access to a resource

- A resource server "encapsulates" the access to a resource
- This can allow to consider only the server and the requesting component in modeling


- A resource server "encapsulates" the access to a resource
- This can allow to consider only the server and the requesting component in modeling
- The resource itself and the interfering components can be laid aside provided the inter-process communication protocol is adequate

- A resource server "encapsulates" the access to a resource
- This can allow to consider only the server and the requesting component in modeling
- The resource itself and the interfering components can be laid aside provided the inter-process communication protocol is adequate
- For MCS, the IPC protocol should also take criticality into account

Resource Server for MCS




Resource Server for MCS





Resource Server for MCS





1 Introduction

- 2 Temporal Partitioning
- **3** Mixed Criticality Bus Arbiters
- Mixed Criticality NoCs
- 5 Mixed Criticality Architectures

6 Conclusions



• Response to a pressing industrial need:

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;
- Providing sound mechanisms for sharing:

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;
- Providing sound mechanisms for sharing:
 - Processing elements;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;
- Providing sound mechanisms for sharing:
 - Processing elements;
 - Buffers, caches, memory;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;
- Providing sound mechanisms for sharing:
 - Processing elements;
 - Buffers, caches, memory;
 - I/O: Pins, drivers;

- Response to a pressing industrial need:
 - How to provide safety and real-time guarantees in efficient implementations?
- Mixed Criticality scheduling Theory;
 - Design time verification;
 - Run-time robustness, when the system violates assumptions;
- Providing sound mechanisms for sharing:
 - Processing elements;
 - Buffers, caches, memory;
 - I/O: Pins, drivers;
 - Communication.

¿ Questions ?